Tag Archive for 'Verilator'

Writing binary data with Verilator

So you are simulating a verilog design with Verilator and you want to output part of your design data to a file in binary format. (Example you’re outputting an image.)



css.php
%d bloggers like this: