Categories
Tags
- aiglx
- ajax
- Apple Mail
- ati
- blogging
- C
- compiz
- cy7c68013a
- cypress
- design
- ebuild
- emerge
- extension
- finance
- fx2
- fx2lib
- gentoo
- git
- gmail
- image upload
- internet
- javascript
- linux
- money
- OS X
- performance
- plugins
- python
- rich text editor
- rte
- scalability
- scm
- source code
- source control
- sysadmin
- turbogears
- ui
- upgrade
- virtual python
- Web
- wordpress
- wp-cache
- xorg
- yui
-
- My Tweets
Tag Archives: Verilator
Writing binary data with Verilator
So you are simulating a verilog design with Verilator and you want to output part of your design data to a file in binary format. (Example you’re outputting an image.) Continue reading
Posted in Programming
Tagged binary data, Verilator, verilog
Comments Off on Writing binary data with Verilator
