All My Brain Where stuff from my brain lands

March 12, 2009

Cypress GPIF waveform behavioral model

Filed under: Hardware,Programming — Tags: , , , , , , , — Dennis @ 7:10 am

I sent an email to the fx2lib mailing list that I thought would make good information for a bigger audience. Eventually, I’ll probably provide a Verilog behavioral model for the GPIF on the Cy7C68013 (and variants), but for now, this may help a few of you:

  • Rdy0,1, txpire etc, are registered (The data 7:0 is too). That means if Rdy0, rdy1 are true when the decision point tests them, that they were actually set during the previous clock cycle.
  • When you enter a state, any control lines you set are registered out. That means if you set ctl0 high on state 2, that whatever you connect to the gpif receives the high a clock cycle later.

I started to develop a behavioral model for this. It goes something like this if you are familiar with Verilog:

reg [2:0] state;
reg rdy0_r, rdy1_r;
reg ctl0_r,ctl1_r,ctl2_r;
reg data_r[7:0];
always @(posedge clk) begin
rdy0_r <= // rdy0 signal
rdy1_r <= // rdy1 signal
data_r <= // data signals
case (state)
  STATE0:
   begin
     ctl0_r <= // state 0 ctl0 state
     // example decision point logic
     if (rdy0_r) begin
        state <= STATE1;
     end
   end
  STATE1:
    ctl2_r <= // whatever you set the control lines to in state 1.
   // example read state // do something with data  
    someoutput <= data_r; // whatever
    if ( !rdy0_r) begin // decision point logic
     state <= STATE2;
   end
  STATE2:      
   // etc... I don't yet have code to dynamically read the gpif output 
   // so until then, I just coded each state the same as I did in the
   // gpif designer.
endcase
end

Anyway, I was able to get a functioning simulation of my device from the perspective of the 8051 by modeling the GPIF this way. When I get some time, I'd like to make this generic enough to parse the GPIF designer output and model each state dynamically so the simulation can simply call the single read, single write, and fifo waveforms and the model will execute the waveform correctly. For now, if you're going down this road of simulation, you should be able to simply mimic your GPIF waveform this way.

Enjoy!

February 4, 2009

fx2lib documentation and source download

Filed under: Programming — Tags: , , , , , — Dennis @ 2:26 pm

I’ve uploaded documentation and a source download for fx2lib. Here is the copy of the Sourceforge announcement.

The fx2lib sources are stable enough to build complete firmware implementations for the cypress fx/fx2 variants of the 8051 chipset.
The current release includes library functions for:

  • delay functions
  • endpoint functions
  • register definitions
  • type definitions
  • macros for common tasks
  • GPIF functions
  • i2c functions
  • serial IO
  • USB jump tables
  • vendor commands and setup data.

Library documentation is located at: http://fx2lib.sourceforge.net/docs/

Sources can be downloaded from the project download page: https://sourceforge.net/project/showfiles.php?group_id=247216

Development on fx2lib occurs in a git repository at: http://github.com/mulicheng/fx2lib/

Check out my other posts on fx2 programming for reference. If you are interested, there is much information to discuss on the fx2lib mailing list too. Check the fx2lib home page for information on joining the list.

Powered by WordPress

css.php
%d bloggers like this: